Training

Verification

Functional verification with UVM, SVA assertions, formal and mixed-signal verification.

Topics in this area

  • Functional verification
  • UVM
  • Formal verification
  • SVA
  • Mixed-signal
Verification

Advanced Functional Verification I

UVM-based testbenches, sequences, hierarchical tests and functional coverage.

  • Functional verification
  • UVM
Duration
60 h
Verification

Introduction to Formal Verification of Digital Circuits

Formal property verification, SVA convergence, counterexample analysis and formal coverage.

  • Formal verification
  • SVA
Duration
60 h
Verification

Mixed-Signal Verification

Real-number modelling, EEnet and end-to-end verification of mixed-signal circuits.

  • Mixed-signal
Duration
60 h

Course names are kept in English, as in the official catalogue.

Companies and institutions

Training tailored to your team.

We define the programme around your group’s profile, prior knowledge and objective.

Request a programme

How we define it

  1. Group profile
  2. Objective
  3. Programme