Digital Design
Digital Design Fundamentals
Digital electronics, Verilog, behavioural and structural modelling, basic testbenches and SoC foundations.
Course details
Semiconductors · Engineering · Training
We design chips and train the engineers who design them.
Semiconductor design and verification services, and industry-focused training in digital design, verification, physical design and AI.
Hover or click an area of the wafer.Tap an area of the wafer.
Semiconductor engineering
Digital design, functional and formal verification, and mixed-signal verification for design teams.
Engineering servicesArtificial intelligence
Deep learning, Transformers and computer vision, from foundations to applications.
AI trainingTechnical training
Industry-focused courses and programmes for companies and institutions.
Explore trainingTraining
Industry‑focused courses.
Four technical areas for professionals and teams.
Verification
Advanced Functional Verification I
UVM-based testbenches, sequences, hierarchical tests and functional coverage.
Course details
Physical Design
Introduction to VLSI using open-sourced tools
OpenLane, OpenROAD and an RTL-to-GDSII flow using a Caravel-based implementation path.
Course details
Artificial Intelligence
Artificial Intelligence Fundamentals
Deep learning foundations, recurrent models, Transformers, attention, computer vision and CNNs.
Course details
Companies and institutions
Training tailored to your team.
We define the programme around your group’s profile, prior knowledge and objective.
Request a programmeHow we define it
- Group profile
- Objective
- Programme
Engineering
Semiconductor engineering services.
Design and verification for chip design teams, with scope and deliverables agreed from the start.
- Digital DesignArchitecture, micro-architecture and SystemVerilog RTL, ready for integration and synthesis.ArchitectureSystemVerilog RTLIP integrationSynthesis
- VerificationVerification plans, UVM environments, SVA assertions and formal verification, with coverage metrics for sign-off.UVMSVAFormal verificationCoverage and regression
- Mixed-SignalReal-number modelling and testbenches that verify digital and analogue behaviour together.Real-number modellingAMS testbenchesDigital–analogue interfacesRegression
Contact
Let’s talk about your project.
Write to us about a course, a programme for your team or an engineering project.